

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property
Organization
International Bureau



10/532356



(43) International Publication Date
10 June 2004 (10.06.2004)

PCT

(10) International Publication Number
WO 2004/049462 A1

(51) International Patent Classification⁷: H01L 33/00

William [IE/IE]; Tangleweed Cottage, Rockfort, Innishannon, County Cork (IE).

(21) International Application Number:
PCT/IE2003/000154

(74) Agents: O'BRIEN, John, A. et al.; John A O'Brien & Associates, Third floor, Duncairn House, 14 Carysfort Avenue, Blackrock, County Dublin (IE).

(22) International Filing Date:
26 November 2003 (26.11.2003)

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
2002/0906 26 November 2002 (26.11.2002) IE

(71) Applicant (*for all designated States except US*): STOCK-ERYALE, (IRL), LIMITED [IE/IE]; 4500 Airport Business Park, Kinsale Road, Cork Ireland (IE).

(84) Designated States (*regional*): ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


(72) Inventors; and

(75) Inventors/Applicants (*for US only*): LINEHAN, Daniel [IE/IE]; 9B Sydney Place, Wellington Road, Cork, Ireland (IE). BJORSELL, Sten [SE/IE]; Sleaveen Road, Macroom, County Cork (IE). STANLEY, Simon [IE/IE]; Tay Lodge, Kilmacthomas, County Waterford (IE). KELLY,

Published:
— with international search report

[Continued on next page]

(54) Title: AN ILLUMINATOR AND PRODUCTION METHOD



(57) Abstract: An illuminator (1) has an array of cavities (3) are drilled in a substrate having an FR4 electrically insulating body (7) plated with copper conductors (6(a), 6(b)). Further patterning of the substrate provided electrical conductors (3(b)) in the cavities to act as both part of the light drive circuit and reflectors in the cavities. The drilling is performed to the full depth of the FR4 body (7) until underneath plating (6(b)) is reached. A further Cu plating (4(b)) is applied on the platings (6(b)) so that they together form a heat spreader under each cavity (3). A layer (8) of resin incorporating thermally conductive particles is bonded to the underside surfaces, both of the FR4 (7) and of the platings (4(b)). A heat sink (9) is bonded to the layer (8). Good optical efficiency and thermal dissipation is achieved, despite the fact that conventional PCT processing techniques are used.



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

10/532356

- 1 -

"An illuminator and production method"INTRODUCTION5 Field of the Invention

The invention relates to an illuminator and to a method for producing an illuminator.

10 Prior Art Discussion

Light emitting and infrared emitting diodes (referred to hereinafter as "LEDs" are widely used as indicators and as sources of illumination for a wide variety of applications. In order to ensure maximum efficiency, reliable operation, and a long
15 lifetime it is necessary to take various measures in assembling the LEDs into packages or into housings such as are typically used in illuminators.

For the use of single or small numbers of LED dies, the through-pin package ("T-Pack") has been developed. In this package the die sits in a metal reflective cavity
20 which enables good optical efficiency by reflecting light from the sides of the chip towards a moulded lens intrinsic to the package. The thermal resistance of the package is acceptable for some applications, but limited by the length of the pins connecting it to the rest of the assembly. This T-pack, and surface-mount variations of it, has become commonplace for many applications.

25

There are also in existence techniques for manufacturing light arrays by for example using metallized plastic cavities, incorporating optical reflectors, such as are used for scanning sources in photocopying machines. These typically work well, but are not capable of achieving high LED densities.

30

- 2 -

For applications such as medical, machine vision, and signage, it is often desirable to try to locate a dense 1 or 2 dimensional array of LEDs close together. However, the physical dimensions of T-Packs or surface mount packages limit the densities which can be achieved.

5

An alternative approach is to work with bare dies, and mount them directly on a circuit substrate such as FR4, making electrical connections from the circuit to the back of the chips with conductive die-attach epoxy and/or to the front of the chips with wire bonding techniques. In this case a high density (for example. 4 dies per
10 sq.mm. for 0.3mm square dies) of LEDs and correspondingly high brightness can be achieved. If the chips are being operated at high current levels it may be necessary to reduce the thermal resistance of the assembly by using a thin ceramic substrate instead of FR4. However, in both of these cases, although there is an improvement in radiant energy density compared with the typically achievable densities with T-
15 Pack or surface mount packages, the improvement is partially offset by an optical efficiency reduction due to loss of light emitted from the sides of the LED dies, which is not collected by lenses used in these assemblies. Also, the heat which is generated by the density of the LEDs can cause reliability problems, can reduce useful life, and can reduce optical efficiency.

20

JP62235787 describes an arrangement in which a metal substrate of good thermal conductivity has recesses, each containing a light source. To avoid electrical shorting problems and to provide circuit connectivity insulator layers and conductor elements are separately deposited both above and in the recesses. It appears that this
25 arrangement leads to complexity for electrical circuit manufacture arising from the fact that the substrate is of metal.

This invention is therefore directed towards providing an illuminator and production method which enables a good density of LED sources to be achieved in an optically
30 efficient manner, combined with low thermal resistance. Another object is to

- 3 -

achieve this by using techniques which are compatible with common printed circuit board (PCB) manufacturing techniques, thus enabling cost effective manufacture to be achieved. Another object is to achieve improvements in highly collimated uniform light emission.

5

SUMMARY OF THE INVENTION

According to the invention, there is provided an illuminator comprising an array of light sources mounted in cavities in a substrate, and an electrical drive circuit,
10 wherein the substrate comprises an electrically insulating body plated with conductors for the drive circuit.

In one embodiment, the substrate body is of a circuit board material.

15 In another embodiment, the substrate body is of FR4 material.

In a further embodiment, the conductors extend into the cavities to also act as reflective coatings on the cavity walls.

20 In one embodiment, the conductors extend underneath the light sources.

In another embodiment, the light sources are bare semiconductor die.

In a further embodiment, the illuminator further comprises a thermally conductive
25 structure under the light sources.

In one embodiment, the thermally conducting structure comprises a plurality of layers bonded to a surface of the substrate body.

- 4 -

In another embodiment, the thermally conductive structure comprises a heat spreader in direct contact with a plating under a light source.

5 In a further embodiment, the heat spreader comprises a metal plating patterned onto the substrate under each cavity.

In one embodiment, heat spreader comprises a plurality of metal coatings patterned onto the substrate, one under the other.

10 In another embodiment, there is one heat spreader per light source.

In a further embodiment, the thermally conducting structure comprises a global thermally conducting layer underneath all of the cavities.

15 In one embodiment, said global layer comprises a resin embedded with thermally conductive particles.

In another embodiment, the particles are of diamond material.

20 In a further embodiment, the particles are of a ceramic material such as Boron Nitride.

In one embodiment, the thermally conductive structure further comprises a heat sink bonded to the global layer.

25

According to another aspect there is provided a method of producing an illuminator comprising the step of:

providing a substrate body of insulating material,

30

- 5 -

completing a substrate by plating the body with an electrically conductive plating;

5 forming an array of cavities in the substrate at a top side, the cavities having a shape for desired light reflection; and

placing a light source in each cavity.

10 In one embodiment, the plating of the substrate is patterned after the cavity-forming step to both provide the drive circuit and optically reflective coatings on the walls of the cavities.

15 In another embodiment, the substrate is plated with metal on an underside, and each cavity is formed through the full depth of the substrate body to expose the plating on the underside.

In a further embodiment, the cavities are formed by drilling.

20 In one embodiment, the invention comprises the further steps of applying a thermally conductive structure to the underside of the substrate.

In another embodiment, the thermally conductive structure is applied to the platings under the cavities and exposed substrate surfaces therebetween.

25 In a further embodiment, an additional metal layer is applied to the platings before application of the thermally conductive structure.

In one embodiment, the thermally conductive structure comprises a layer of resin impregnated with thermally conductive particles.

30

- 6 -

In another embodiment, a heat sink is applied to said layer.

In a further embodiment, the heat sink and the resin layer are applied with use of adhesives and pressing.

5

DETAILED DESCRIPTION OF THE INVENTION

Brief Description of the Drawings

10 The invention will be more clearly understood from the following description of some embodiments thereof, given by way of example only with reference to the accompanying drawings in which:-

15 Fig. 1 is a diagrammatic cross-sectional side view of a part of an illuminator circuit of the invention; and

Fig. 2 is a diagrammatic cross-sectional view of a part of an alternative illuminator for an outdoor signage application.

20 Description of the Embodiments

The invention provides an illuminator comprising an array of bare die LEDs with a close packing density, good thermal diffusion, and high optical efficiency. The illuminator is manufactured using conventional circuit board manufacturing techniques and materials and so excellent manufacturing efficiency can be achieved. One light unit 1 of the illuminator is shown in Fig. 1, the others being similar and being manufactured simultaneously.

30 An LED 2 is mounted in a cavity 3 having a round shape in plan, a flat circular base 3(a) and a tapered side wall 3(b). The cavity 3 is formed in an FR4 substrate 7 and is

- 7 -

coated with a reflective coating 4(a). The reflective coating is also a conductor forming part of the drive circuit of the illuminator. The LED 2 is secured to the cavity base 3(a) by conductive adhesive 5. The reflective coating 4(a) extends over the Cu conductor plating 6(a) around the rim of the cavities 3.

5

The substrate 7 is an FR4 printed circuit board having top Cu plating 6(a) and bottom Cu plating 6(b).

10 A high thermal conductivity prepreg layer 8 is bonded to the bottom surfaces of the substrate 7 and platings 6(b) and 4(b). The substrate 7 has small cavities or wells 10 in its bottom surface to accommodate excess adhesive when the layer 8 is being bonded. Such wells may be avoided if the copper 6(b) pattern on the underside of the body 7 is such as to provide the same effect. A heat sink 9 is bonded to the layer 8 underneath the LEDs 2 by thermally conductive epoxy.

15

The process for producing the illuminator is as follows. These steps simultaneously manufacture the full illuminator with all of the light sources in an array.

20 (a) The substrate 7 comprising the FR4 body and the platings 6(a) and 6(b) is provided. In a pre-processing step these coatings 6(a) and 6(b) are deposited in a desired pattern using conventional circuit board manufacturing techniques. The substrate 7 is drilled with tapered drill bits conforming to the shape of the cavity 3. A lubrication is used to provide a smooth finish. Drilling is continued through the full depth of the FR4 body of the substrate 7 until the drill bit exposes the
25 lower Cu plating 6(b).

(b) The base 3(a) and the tapered side wall 3(b) of the cavity 3, and the underneath coating 4(b) are then coated using conventional PCB conductor patterning steps including plating through holes in PCBs. In this embodiment, the plating
30 sequence is 20-40 microns of matt Cu, a thin layer of bright Cu, 2-5 microns of

- 8 -

bright nickel, and a sub-micron layer of gold. Other alternative reflective coatings will be known by those skilled in the art.

- 5 (c) The plating 6(a) and 6(b) is then etched to form the desired final circuit patterns for connectivity of the LEDs 2 and other components. This final pattern outside of the cavities may alternatively be made in the initial substrate preparation stage when the platings 6(a) and 6(b) are being deposited on the FR4 board.
- 10 (d) The layer 8 and the heat sink 9 are then applied using adhesives and a pressing operation performed with insertion of a support in the cavities 3. The heat sink 9 is an anodising layer. A support may alternatively be avoided if plating thickness and geometry provide sufficient strength for pressing. An important aspect of the layer 8 is that it has high thermal conductivity for dissipation of heat to the heat sink 9. The layer 8 comprises a prepreg resin with embedded diamond particles
- 15 at a concentration in excess of 30% to achieve good thermal conductivity. The thermal conductivity is of the order of 120-140 W/m °C. In other embodiments, ceramic particles such as Boron Nitride may be used instead.
- 20 (e) Finally, the LEDs 3 are placed on the bases 3(a) with thermally conductive adhesive deposits 5.

It will be appreciated that the invention achieves use of standard PCB processing techniques and materials to achieve excellent reflectivity, heat dissipation, and connectivity requirements of an LED array in a simple and compact manner. The configuration of the cavities 3 can be chosen in a versatile manner to suit the particular application, a drill bit with a different profile being used. The bonding and pressing operations achieve excellent physical strength together with the desired heat dissipation to the heat sink 9. The adhesive 5, the reflective (metal) coating 4(a), the base Cu copper 6(b), the coating 4(b), and the layer 8 provide excellent thermal

25 conductivity to the heat sink 9. Indeed, it is envisaged that the heat sink may be

30

- 9 -

dispensed with for some configurations and/or light sources. Heat dissipation is particularly assisted by virtue of the fact that the layers 6(b) and 4(b) act together as a heat spreader for fast dissipation from the LEDs.

5 Referring to Fig. 2 an illuminator 30 has deep cavities 31 so that there is a large degree of internal reflection of light emitted by the LEDs 32. The side walls of the cavities 31 are deep enough to act like a shield from external light such as strong sunshine. This avoids the need for external mechanical shields, thus reducing costs and complexity. This illuminator is particularly suitable for applications such as
10 roadside signs, where there is considerable ambient light. The construction under the LEDs 32 is similar to that shown in Fig. 1, these details being omitted from Fig. 2.

It will be appreciated that the invention achieves a high light source density, excellent optical output and efficiency, and excellent heat dissipation despite the fact
15 that conventional PCB processing techniques and materials are used. Heretofore, the approach has been to try to obtain the above combination of desired optical properties while accepting that expensive manufacturing techniques and materials are necessary.

20 The invention is not limited to the embodiments described but may be varied in construction and detail. For example the PCB may be multi-layer, incorporating plating internally, and possibly also internally incorporating a layer such as the layer 8. Also, the substrate body may be of any suitable material other than FR4. An important criterion is that the material is of a type which can be drilled to expose a
25 smooth surface which can accept a reflector layer. There may be vacuum deposition of parts. The layers underneath the light sources may be of a different materials having a high thermal conductivity. Also, the cavity may be filled or partially filled with phosphorescent material, such as for producing white light from a blue source. It is also envisaged that a lens may be mounted within the field of emission of the
30 LED, possibly using an over-moulding process. The cavity may have a different

- 10 -

shape such as frusto-pyramidal, parabolic, elliptical, or hyperbolic for example. The shape is in general chosen for optimum reflectivity. High thermal conductivity particles other than diamond or ceramics may be used in a resin layer. Also, the heat spreaders may comprise a material similar to that of the global layer 8.

Claims

1. An illuminator comprising an array of light sources mounted in cavities in a substrate, and an electrical drive circuit, wherein the substrate comprises an electrically insulating body plated with conductors for the drive circuit.
2. An illuminator as claimed in claim 1, wherein the substrate body is of a circuit board material.
3. An illuminator as claimed in claim 2, wherein the substrate body is of FR4 material.
4. An illuminator as claimed in any preceding claim, wherein the conductors extend into the cavities to also act as reflective coatings on the cavity walls.
5. An illuminator as claimed in claim 4, wherein the conductors extend underneath the light sources.
6. An illuminator as claimed in any preceding claim, wherein the light sources are bare semiconductor die.
7. An illuminator as claimed in any preceding claim, wherein the illuminator further comprises a thermally conductive structure under the light sources.
8. An illuminator as claimed in claim 7, wherein the thermally conducting structure comprises a plurality of layers bonded to a surface of the substrate body.

- 12 -

9. An illuminator as claimed in claim 8, wherein the thermally conductive structure comprises a heat spreader in direct contact with a plating under a light source.
- 5 10. An illuminator as claimed in claim 9, wherein the heat spreader comprises a metal plating patterned onto the substrate under each cavity.
11. An illuminator as claimed in claim 10, wherein heat spreader comprises a plurality of metal coatings patterned onto the substrate, one under the other.
- 10 12. An illuminator as claimed in any of claims 9 to 11, wherein there is one heat spreader per light source.
13. An illuminator as claimed in any of claims 7 to 12, wherein the thermally
15 conducting structure comprises a global thermally conducting layer underneath all of the cavities.
14. An illuminator as claimed in claim 13, wherein said global layer comprises a
20 resin embedded with thermally conductive particles.
15. An illuminator as claimed in claim 14, wherein the particles are of diamond material.
16. An illuminator as claimed in claim 14, wherein the particles are of a ceramic
25 material such as Boron Nitride.
17. An illuminator as claimed in any of claims 13 to 16, wherein the thermally conductive structure further comprises a heat sink bonded to the global layer.
- 30 18. A method of producing an illuminator comprising the step of:

- 13 -

providing a substrate body of insulating material,

5 completing a substrate by plating the body with an electrically conductive plating;

forming an array of cavities in the substrate at a top side, the cavities having a shape for desired light reflection; and

10 placing a light source in each cavity.

19. A method as claimed in claim 18, wherein the plating of the substrate is patterned after the cavity-forming step to both provide the drive circuit and optically reflective coatings on the walls of the cavities.

15

20. A method as claimed in claims 18 or 19, wherein the substrate is plated with metal on an underside, and each cavity is formed through the full depth of the substrate body to expose the plating on the underside.

20 21. A method as claimed in any of claims 18 to 20, wherein the cavities are formed by drilling.

22. A method as claimed in any of claims 18 to 21, comprising the further steps of applying a thermally conductive structure to the underside of the substrate.

25

23. A method as claimed in claims 21 or 22, wherein the thermally conductive structure is applied to the platings under the cavities and exposed substrate surfaces therebetween.

- 14 -

24. A method as claimed in claim 23, wherein an additional metal layer is applied to the platings before application of the thermally conductive structure.
25. A method as claimed in claims 22 to 24, wherein the thermally conductive structure comprises a layer of resin impregnated with thermally conductive particles.
26. A method as claimed in claim 25, wherein a heat sink is applied to said layer.
27. A method as claimed in any of claim 26, wherein the heat sink and the resin layer are applied with use of adhesives and pressing.




Fig. 1

2/2




Fig. 2

INTERNATIONAL SEARCH REPORT

Rec'd PCT/PTO 20 APR 2005
10/532356

International Application No

PCT/IE 03/00154

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H01L33/00

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H01L H05K

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EP0-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

| Category * | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. |
|------------|--|-----------------------|
| X | EP 1 253 650 A (AGILENT TECHNOLOGIES INC) 30 October 2002 (2002-10-30) abstract; figures 4,5,12,15,17 paragraph '0005! paragraphs '0014!, '0015! paragraphs '0021!, '0022! paragraph '0028! paragraphs '0031!, '0032! paragraph '0040! | 1-12, 18-21 |
| Y | --- | 13-17, 22-27 |
| | --- -/-- | |

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- * & * document member of the same patent family

Date of the actual completion of the international search

16 February 2004

Date of mailing of the international search report

23/02/2004

Name and mailing address of the ISA
European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax (+31-70) 340-3016

Authorized officer

Deconinck, E

INTERNATIONAL SEARCH REPORT

International Application No

PCT/IE 03/00154

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

| Category * | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. |
|------------|--|--------------------------|
| Y | <p>US 6 045 240 A (HOCHSTEIN PETER A) 4 April 2000 (2000-04-04) abstract; figures 3,4,6 column 3, line 58 -column 4, line 18 column 5, line 32 - line 46 column 6, line 6 - line 17 column 7, line 58 -column 8, line 39</p> | <p>13-17, 22-27</p> |
| A | <p>GALLAGHER C ET AL: "Materials selection issues for high operating temperature (HOT) electronic packaging", HIGH-TEMPERATURE ELECTRONIC MATERIALS, DEVICES AND SENSORS CONFERENCE, 1998 SAN DIEGO, CA, USA 22-27 FEB. 1998, NEW YORK, NY, USA,IEEE, US, PAGE(S) 180-189 XP010313535 ISBN: 0-7803-4437-5 page 184, column 1, paragraphs 3,4 table 3</p> | <p>14-16,25</p> |

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/IE 03/00154

| Patent document cited in search report | | Publication date | Patent family member(s) | Publication date |
|---|---|---------------------|----------------------------|---------------------|
| EP 1253650 | A | 30-10-2002 | CN 1383221 A | 04-12-2002 |
| | | | EP 1253650 A2 | 30-10-2002 |
| | | | JP 2003031850 A | 31-01-2003 |
| | | | US 2002163006 A1 | 07-11-2002 |
| US 6045240 | A | 04-04-2000 | US 5782555 A | 21-07-1998 |
| | | | US 5785418 A | 28-07-1998 |